BE/BTech & ME/MTech Final Year Projects for Computer Science | Information Technology | ECE Engineer | IEEE Projects Topics, PHD Projects Reports, Ideas and Download | Sai Info Solution | Nashik |Pune |Mumbai
director@saiinfo settings_phone02536644344 settings_phone+919270574718 +919096813348 settings_phone+917447889268
logo


SAI INFO SOLUTION


Diploma | BE |B.Tech |ME | M.Tech |PHD

Project Development and Training

Search Project by Domainwise


A FPGA Verification of Improvement Edge Detection using Separation and Buffer Line


Using Big Data Analytics to Cr

Scalable and Secure Big Data I

3D Reconstruction in Canonical
Abstract


This paper investigates the performance of an improved edge detection algorithm on an FPGA platform. The algorithm has three blocks: gray scale and Gaussian filter, separation and buffer line, Prewitt filter. Separation and buffer line method are needed to improve edge detection speed. Therefore, when converting to frames per second, the speed is improved to 183frames/s, which is faster than conventional method. A proposed algorithm was implemented using Matlab program and it is verified through a RTL-level simulation of ISE14.3.

KeyWords
image processing, edge detection, buffer line, FPGA



Share
Share via WhatsApp
BE/BTech & ME/MTech Final Year Projects for Computer Science | Information Technology | ECE Engineer | IEEE Projects Topics, PHD Projects Reports, Ideas and Download | Sai Info Solution | Nashik |Pune |Mumbai
Call us : 09096813348 / 02536644344
Mail ID : developer.saiinfo@gmail.com
Skype ID : saiinfosolutionnashik