BE/BTech & ME/MTech Final Year Projects for Computer Science | Information Technology | ECE Engineer | IEEE Projects Topics, PHD Projects Reports, Ideas and Download | Sai Info Solution | Nashik |Pune |Mumbai
director@saiinfo settings_phone02536644344 settings_phone+919270574718 +919096813348 settings_phone+917447889268
logo


SAI INFO SOLUTION


Diploma | BE |B.Tech |ME | M.Tech |PHD

Project Development and Training

Search Project by Domainwise


FPGA Based Multiplier Less Decimator For Wireless Communication Systems


Scalable and Secure Big Data I

Class Agnostic Image Common Ob

3D Reconstruction in Canonical
Abstract


Reconfigurable high speed and area efficient reconfigurable decimator is presented for wireless communication systems. The multiplier less Distributed Arithmetic (DA) Algorithm is used to achieve better speed by consuming fewer resources. The proposed decimator is designed using Polyphase decomposition technique. It is further supplemented by optimized Look up Table (LUT) partitioning to reduce hardware complexity. The developed decimator is simulated and synthesized on Virtex 2Pro based target Field Programmable Gate Array(FPGA). The proposed decimator shows an improvement of 0.5-9.6% in speed. The design is also consuming 5.21-12.69% less slices, 12.54% less F/Flops and 4.34-10.50% less LUTs for economical solution

KeyWords
DSPDecimator, Digital Filter, FIR,FPGA



Share
Share via WhatsApp
BE/BTech & ME/MTech Final Year Projects for Computer Science | Information Technology | ECE Engineer | IEEE Projects Topics, PHD Projects Reports, Ideas and Download | Sai Info Solution | Nashik |Pune |Mumbai
Call us : 09096813348 / 02536644344
Mail ID : developer.saiinfo@gmail.com
Skype ID : saiinfosolutionnashik