BE/BTech & ME/MTech Final Year Projects for Computer Science | Information Technology | ECE Engineer | IEEE Projects Topics, PHD Projects Reports, Ideas and Download | Sai Info Solution | Nashik |Pune |Mumbai
director@saiinfo settings_phone02536644344 settings_phone+919270574718 +919096813348 settings_phone+917447889268
logo


SAI INFO SOLUTION


Diploma | BE |B.Tech |ME | M.Tech |PHD

Project Development and Training

Search Project by Domainwise


A Self-Timed Ring based TRNG with Feedback Structure for FPGA Implementation


Scalable and Secure Big Data I

Class Agnostic Image Common Ob

3D Reconstruction in Canonical
Abstract


This paper describes a hardware design of selftimed ring based true random number generator (TRNG) that is suitable for information security applications. To reduce the hardware complexity of TRNG, an entropy extractor with feedback structure was proposed, which reduces the number of ring stages. A set of statistical tests for randomness defined by NIST SP 800-22 were performed by extracting 20 million bits of binary sequences generated by our FSTR-TRNG, and it was found that all 15 tests were satisfied the criteria. The FSTR-TRNG occupies 46 slices of Spartan-6 FPGA device and approximately 2,500 gate equivalents (GEs) with a 180 nm CMOS standard cell library.

KeyWords
True random number generator, Self-timed ring, Charlie effect, Cryptography



Share
Share via WhatsApp
BE/BTech & ME/MTech Final Year Projects for Computer Science | Information Technology | ECE Engineer | IEEE Projects Topics, PHD Projects Reports, Ideas and Download | Sai Info Solution | Nashik |Pune |Mumbai
Call us : 09096813348 / 02536644344
Mail ID : developer.saiinfo@gmail.com
Skype ID : saiinfosolutionnashik