BE/BTech & ME/MTech Final Year Projects for Computer Science | Information Technology | ECE Engineer | IEEE Projects Topics, PHD Projects Reports, Ideas and Download | Sai Info Solution | Nashik |Pune |Mumbai
director@saiinfo settings_phone02536644344 settings_phone+919270574718 +919096813348 settings_phone+917447889268
logo


SAI INFO SOLUTION


Diploma | BE |B.Tech |ME | M.Tech |PHD

Project Development and Training

Search Project by Domainwise


Extraction Methodology and Junction Capacitance Model of PMOSFET in VLSI


3D Reconstruction in Canonical
Abstract


The paper presents the extraction methodology and junction capacitance model of PMOSFET in VLSI. The p-n junction layouts with low perimeter and high perimeter have been designed. The LOCal Oxidation of Silicon (LOCOS) affect was used for the device area and perimeter be precisely determined. The C-V characteristics of P+/NWell junction, PLDD/NWell junction and Psub/NWell junction are measured. The model can be calculated by simple program which gives the error between the results of the measurement and the results of the simulation is in the range of less than 5%

KeyWords
PMOSFET, junction capacitance model



Share
Share via WhatsApp
BE/BTech & ME/MTech Final Year Projects for Computer Science | Information Technology | ECE Engineer | IEEE Projects Topics, PHD Projects Reports, Ideas and Download | Sai Info Solution | Nashik |Pune |Mumbai
Call us : 09096813348 / 02536644344
Mail ID : developer.saiinfo@gmail.com
Skype ID : saiinfosolutionnashik